# FPGA compile 수정 방법

•1: ../common/ipcore\_dir/ 내에 수정하고 싶은 .vhd, .xco 파일을 확인한다.

ex) ram\_1kx15 의 경우

m\_1kx15.asy ram\_1kx15.ngc ram\_1kx15.veo ram\_1kx15.xco m\_1kx15.gise ram\_1kx15.sym ram\_1kx15.vhd ram\_1kx15.xise

■ 2 : 해당 vhd 파일의 복사본을 만들어 준다 .

ex) ram\_1kx15\_modified.vhd 생성

## • 3: 해당 xco 파일과 ise 를 이용하여 해당 vhd 소스를 열어 수정하려는 ram 종류와 전체적인 데이터 크기를 확인한다.

## ex) ram\_1kx15. 의 경우

select Block, Memory_Generator Family Xilinx,_inc. 3.3 # END Select # BECIN Parameters CSET additional_inputs_for_power_estimation=false CSET additional_inputs_for_power_estimation=false CSET assume_synchronous_clk=false CSET assume_synchronous_clk=false	→ .xco 파일을 열면 정보를 확인 할 수 있음 .	
Citr core file=nocce file loaded Citr core file=nocce file loaded Citr core file=nocce file loaded Citr core file=nocce file=nocc	ADDRA[9:0] $\rightarrow$ DINA[14:0] $\rightarrow$ ENA $\rightarrow$ WEA[0:0] $\rightarrow$ $\rightarrow$ SBITERR $\rightarrow$ DBITERR $\rightarrow$ DBITERR $\rightarrow$ RDADDRECC[9:0] CLKA $\rightarrow$ INJECTSBITERR $\rightarrow$ INJECTDBITERR $\rightarrow$ DOUTB[14:0]	
CSET register_portb_output_of_nemory_core=false         Image: Set register_portb_output_of_nemory_core=false         <	ADDRB[9:0] $\rightarrow$ ENB $\rightarrow$ REGCEB $\rightarrow$ RSTB $\rightarrow$ CLKB $\rightarrow$	

■ 4 : 확인한 ram 정보를 기반으로 virtex5\_hdl.pdf (구글 검색시 다운로드 가능)에 있는 적절한 port 를 채택.

ex) ram\_1kx15 의 경우 simple dual port 사용 (주로 BRAM\_~ 형태의 ram 채택)

### BRAM\_SDP\_MACRO



• 5 : 3 번에서 확인한 데이터 크기를 기초로 하여 해당 포트에 맞는 주소 크기 확인

### **Configuration Table**

DATA_WIDTH	BRAM_SIZE	ADDR	WE	
72 - 37	36kb	9	8	
36 - 19	36kb	10	4	
	18kb	9		
18 - 10	36kb	11	2	. ram 1kv15이 겨이 해다
	18kb	10		
9 - 5	36kb	12	1	독독 심고
	18kb	11		
4 - 3	36kb	13	1	
	18kb	12		
2	36kb	14	1	
	18kb	13		
1	36kb	15	1	
	18kb	14		

\* 모든 데이터 크기가 동일 할 수는 없기에, 적절하게 데이터 크기 조절이 필요함

## • 6 : virtex5\_hdl.pdf 의 해당 ram 에 적혀있는 코드를 복사하여 ~\_modified.vhd 에 붙여넣는다. 이때, 18kb, 36kb 를 고려하고 port 의 이름을 맞게 변경한다.

#### VHDL Instantiation Template

Unless they already exist, copy the following two statements and paste them before the entity declaration.

library UNIMACRO; use unimacro.Vcomponents.all;

-- BRAM\_SDP\_MACRO: Simple Dual Port RAM

Virtex-5, Virtex-6, Spartan-6

-- Xilinx HDL Libraries Guide, version 11.2 BRAM SDP MACRO inst : BRAM SDP MACRO generic map ( BRAM SIZE => "18Kb", -- Target BRAM, "18Kb" or "36Kb" DEVICE => "VIRTEX5" -- Target device: "VIRTEX5", "VIRTEX6", "SPARTAN6" WRITE\_WIDTH => 0, -- Valid values are 1-72 (37-72 only valid when BRAM\_SIZE="36Kb") READ\_WIDTH => 0, -- Valid values are 1-72 (37-72 only valid when BRAM\_SIZE="36Kb") DO REG => 0, -- Optional output register (0 or 1) INIT FILE => "NONE". SIM COLLISION CHECK => "ALL", -- Collision check enable "ALL", "WARNING ONLY", -- "GENERATE\_X\_ONLY" or "NONE" SIM MODE => "SAFE", -- Simulation: "SAFE" vs "FAST", -- see "Synthesis and Simulation Design Guide" for details SRVAL => X"000000000000000000", -- Set/Reset value for port output INIT => X"000000000000000000", -- Initial values on output port -- The following INIT\_xx declarations specify the initial contents of the RAM 



## • 6 : ram\_1kx15.vhd → ram\_1kx15\_modified.vhd 의 경우

#### PART OF THIS FILE AT ALL TIMES.

You must compile the wrapper file ram\_1kx15.vhd when simulating the core, ram\_1kx15. When compiling the wrapper file, be sure to reference the XilinxCoreLib VHDL simulation library. For detailed instructions, please refer to the "CORE Generator Help".

THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS

The synthesis directives "translate\_off/translate\_on" specified
 below are supported by Xilinx, Mentor Graphics and Synplicity
 synthesis tools. Ensure they are correct for your synthesis tool(s).

#### LIBRARY ieee;

USE ieee.std\_logic\_1164.ALL; -- synthesis translate\_off Library XilinxCoreLib; -- synthesis translate\_on ENTITY ram\_1kx15 IS port ( clka: in std\_logic; wea: in std\_logic\_vector(0 downto 0); addra: in std\_logic\_vector(9 downto 0); dina: in std\_logic\_vector(14 downto 0); clkb: in std\_logic; addrab: in std\_logic; addrab: in std\_logic; boutb: out std\_logic\_vector(14 downto 0); doutb: out std\_logic\_vector(14 downto 0); doutb: out std\_logic\_vector(14 downto 0); END ram lkx15;

#### LIBRARY UNIMACRO;

JSE unimacro.Vcomponents.all; JSE ieee.std\_logic\_1164.ALL; JSE IEEE.STD\_LOGIC\_ARITH.ALL;^M JSE IEEE.STD\_LOGIC\_UNSIGNED.ALL;

#### -- synthesis translate\_off Library XilinxCoreLib; -- synthesis translate\_on ENTITY ram\_1kx15\_modified IS port ( WRCLK: in std\_logic; WE: in std\_logic\_vector(1 downto 0); WRADDR: in std\_logic\_vector(9 downto 0); DI: in std\_logic\_vector(14 downto 0); RDADDR: in std\_logic; RDADDR: in std\_logic; DO: out std\_logic\_vector(14 downto 0); D0: out std\_logic\_vector(14 downto 0); END ram 1kx15 modified:

ARCHITECTURE Behavioral OF ram\_1kx15\_modified IS

Xilinx HDL Libraries Guide, version 11.2

## ■ 7 : core generator 의 코드 수정 : ram\_1kx15.vhd → ram\_1kx15\_modified.vhd 로 적용

```
🖻 🐘 blockTrig - ETrigger - Behavioral (/home/hj0521/Downloads/FAZIA code/common/e trigger.vhd)
  - 🐘 formeur - shaper - Behavioral (/home/hi0521/Downloads/FAZIA_code/common/shaper.vhd)
     rising - retard 1 - Behavioral (/home/hj0521/Downloads/FAZIA code/common/retard 1.vhd)
           🐘 my delay - ram 1kx15 modified - Behavioral (/home/hj0521/Downloads/FAZIA code/common/ipcore
       architecture Behavioral of retard 1 is
   43
   44
   45 component ram_1kx15_modified
         port (
   46
         WRCLK : in std logic;
   47
       WE : in std logic vector( 1 downto 0);
   48
        WRADDR : in std logic vector( 9 downto 0);
   49
       DI : in std_logic_vector(14 downto 0);
   50
      RDCLK : in std logic;
   51
        RDADDR : in std_logic_vector( 9 downto 0);
   52
         DO : out std_logic_vector(14 downto 0));
   53
   54 end component;
                                                                                                                    port 이름 수정
   55
       signal WRADDR : std_logic_vector(9 downto 0);
   56
   57 signal RDADDR : std_logic_vector(9 downto 0);
       signal compteur : std_logic_vector(9 downto 0);
   58
   59
   60
       attribute box type : string;
       attribute box_type of ram_1kx15_modified : component is "black_box"; -- c'est un .xco
   61
   62
   63 begin
   64
        WRADDR <= compteur;
   65
         RDADDR <= unsigned(compteur) - unsigned(duree);
   66
   67
   68 make_mem: if DATA_WIDTH = 15 generate
   69 my_delay : ram_1kx15_modified
   70
        port map (
   71
          WRCLK => clk.
   72
          WE => "01".
          WRADDR => WRADDR,
   73
   74
          DI => din,
   75
          RDCLK => clk,
   76
           RDADDR => RDADDR,
   77
           DO => dout
   78
         );
   79
       end generate;
   80
   81
```

■ 8 : add source 를 하면 수정된 .vhd 코드가 수정한 core generator 아래에 하위로 들어있음 . (ise 를 종료 후 재시작을 해야 할 수도 있음)

🗄 🔚 rising - retard\_1 - Behavioral (/home/hj0521/Downloads/FAZIA\_code/common/retard\_1.vhd)

🔚 my\_delay - ram\_1kx15\_modified - Behavioral (/home/hj0521/Downloads/FAZIA\_code/common/ipcore\_dir/ram

→ 이후 Check Syntax 를 오류가 있는 부분이 있으면 수정할 것

P		
	Processes: rising - retard_1 - Behavioral	
• 11	🖻 狻 Design Utilities	
2C	Create Schematic Symbol	
	View HDL Instantiation Template	
91	🔄 🤯 🧭 Check Syntax	
>	Start 🕫 Design 🖺 Files 🚺 Libraries	2
		-

■ 9 : ../ tel\_a/telescope.prj 에 들어가서 vhdl work "../common/ipcore\_dir/( 원래 core gen.).xco" 를 vhdl work "../common/ipcore\_dir/( 수정한 vhd 파일 ).vhd" 로 수정

■ 10 : common/ipcore\_dir( 원래 xco file 있던 곳 ) 의 수정 전 ram\_~.ngc 을 수정 후 ram\_~\_modified.ngc 으로 이름을 바꿈

• 11 : tel\_a/ 해당 coregenerator 의 이름의 ~.prj 에 들어가 vhdl work "../common/ipcore\_dir/ram\_~\_modified.vhd( 수정한 것 )" 를 추가

■ 12 : tel\_a.xise 를 vim 로 열어 수정하려는 ram\_~의 이름을 ~\_modified.vhd 로 수정

```
</file>
</file>
</file xil_pn:name="../common/ipcore_dir/ram_1kx15_modified.vhd" xil_pn:type="FILE_VHDL">
    <association xil_pn:name="BehavioralSimulation" xil_pn:seqID="332"/>
    <association xil_pn:name="Implementation" xil_pn:seqID="1"/>
</file>
</file xil_pn:name="ipcore_dir/get_icon.xise" xil_pn:type="FILE_COREGENISE">
    <association xil_pn:name="Implementation" xil_pn:seqID="0"/>
</file>
```

■ 13 : 이후 Implement Design 을 클릭 후 모두 문제가 없으면 컴파일 성공 !

		Hierarchy
		- 🗑 tel_a
1	đ	🖻 🛄 xc5vlx50-2ff676
		<ul> <li>New State S</li></ul>
	00	mon_icon - tei_icon (/nome/nj0521/Downloads/FAZIA_code/common/ipcore_dir/tei_icon.)
	a	delDcm - dcm 200 (/home/hj0521/Downloads/FAZIA_code/common/incore_dir/dcm 200
	•	adc monitor - AdcMon - Behavioral (/home/hi0521/Downloads/FAZIA code/common/adc
	1	📄 📓 spi inst - SpiAdc - Behavioral (/home/hj0521/Downloads/FAZIA code/common/spi.vhr
		wemoireRom - spi_adc_rom (/home/hj0521/Downloads/FAZIA_code/common/ipco
		😑 🛐 aligneur - Aligner_new - Behavioral (/home/hj0521/Downloads/FAZIA_code/common/a
		— MemoireRom - aligner_rom_128x8 (/home/hj0521/Downloads/FAZIA_code/commc
		memoireRam - aligner_ram_128x8 (/home/hj0521/Downloads/FAZIA_code/commc
_		picoBlock - comZone - Behavioral (/home/hj0521/Downloads/FAZIA_code/common/com/ maintende/com/com/ maintende/common/com/
		mazone - ram_szx16_single (/nome/nj0521/Downloads/rAziA_code/common/ipcore_
Â		SysMonBlock - SysMonitor - behavioral (/home/hi0521/Downloads/FAZIA_code/common/
		E System mon - USERSYSMON - toto (/home/hi0521/Downloads/FAZIA code/common/s
		sysmon_inst - My_sysmon (/home/hj0521/Downloads/FAZIA_code/common/ipcore
		🛛 🛐 idModule - identity - Behavioral (/home/hj0521/Downloads/FAZIA_code/common/identity
		😑 📓 qh1 - SlowChannel - Behavioral (/home/hj0521/Downloads/FAZIA_code/common/s_chani
$\bigcirc$		ddr_16_1 - DDR_ADC - Behavioral (/home/hj0521/Downloads/FAZIA_code/common/dc
		waverSlow - Waver - Behavioral (/home/hj0521/Downloads/FAZIA_code/common/wav
		mon_icon - tel_icon (/nome/nj0521/Downloads/FAZIA_code/common/ipcore_di/tel
		bufCirc - ram 1kx14 (/home/hi0521/Downloads/FAZIA_code/common/incore_dir/ra
0.5		meb - ram 4kx14 (/home/hj0521/Downloads/FAZIA code/common/ipcore dir/ram
$\leftrightarrow$		(2 No Processes Running
	₽ij	Processes: telescope - telescope_arch
•	ਾਦ	Design Summary/Reports
-	×Ļ	Design Utilities
	D'	View Command Line Log File
	~44	View HDL Instantiation Template
•	m	User Constraints
		Synthesize - XST
		View RTL Schematic
• >>		View Technology Schematic
		🔁 Check Syntax
		Generate Post-Synthesis Simulation Model
		in the second se
		E DO Place & Boute
		B C C C C C C C C C C C C C C C C C C C
•••		Comparison of the second
	>	Image: Construction of the state of the

## 21/01/22

■ 14 : syntax error 가 없이 계속 compile 이 안되는 경우, 아래의 설정을 변경 해 볼 것.

hj0521@hj0521:~\$ sudo vi /opt/Xilinx/14.3/ISE\_DS/ISE/bin/lin64/unwrapped/inserte

Xilinx 설치 경로의 ../14.3/ISE\_DS/ISE/bin/lin64/unwrapped/inserter 파일을 수정 해야함.



## 해당 윗 부분의 ../sh 를 ../bash 로 변경

이후 source ~/.bashrc