



KoALICE



Design of PiN sensor based on TCAD simulation and ITS3 plan of Inha University

Giyeong Kim¹, Minjung Kweon¹, Jiyoung Kim²

1) INHA University, Republic of Korea



2) KOREA University, Republic of Korea

Silicon sensor seminar


2023. 1. 16

FAZIA(Forward-angle A and Z Identification Array) experiment

- FAZIA experiment helps understanding Equation of State and constraining the Nuclear symmetry energy
- FAZIA detector is a telescope consisting of two silicon sensors and one scintillator
- Particle identification and isotope separation via $\Delta E-E$ correlation
- To upgrade two silicon sensors, we calculated the physical properties of the sensor based on TCAD simulation.



Cross section area of telescope 2cm x 2cm



➤ Electrostatic Potential

$$\nabla \cdot (\epsilon \nabla \phi + \vec{P}) = -q(p - n + N_D - N_A) - \rho_{\text{trap}}$$

➤ Carrier transport model

$$\nabla \cdot \vec{J}_{n(p)} = q(R_{\text{net},n(p)} - G_{\text{net},n(p)}) + q \frac{\partial n(p)}{\partial t}$$

➤ Drift-diffusion model

$$\vec{J}_{n(p)} = -n(p)\mu_{n(p)}\nabla\Phi_{n(p)} \quad \text{by Einstein relation}$$

ϵ : electrical permittivity

\vec{P} : ferroelectric polarization

$n(p)$: electron(hole) density

q : elementary charge

$\mu_{n(p)}$: electron(hole) carrier mobility

$R_{\text{net},n(p)}$: electron(hole) net recombination rate

$G_{\text{net},n(p)}$: electron(hole) net generation rate



$\vec{J}_{n(p)}$: electron(hole) current density

$\Phi_{n(p)}$: electron(hole) quasi_Fermi potential

$N_D (N_A)$: concentration of ionized donors(acceptors)

Simulation setup


Half of cross section of 2 x 2 cm² chip



Input parameter			
Temperature	300K		Doping density
Bias voltage	0 ~ -700V		P ⁺ Boron
Carrier lifetime	electron	$1 \times 10^{-4} \text{s}^{-1}$	N ⁻ Phosphorus
	hole	$3 \times 10^{-4} \text{s}^{-1}$	N ⁺ Phosphorus


Design of PiN sensor using TCAD simulation

Leakage current result with the final design




- We calculated the leakage current of the final design based on the calibrated parameters.


Leakage current
(sign reversed)



Sensor fabrication





fabrication flow



➤ design process flow & photomask for fabrication


ALICE ITS3 upgrade

- Large size chip based on stitching technology
- Thickness $\sim 50\mu\text{m}$ \rightarrow Si wafer can be bent
- Lower material budget \rightarrow Leave only silicon
- Expect the improvement of tracking precision and efficiency at low p_T






Material budget

https://indico.cern.ch/event/798319/contributions/3423942/attachments/1854141/3048165/2019-06-04_LHCC_ITS3v5.pdf



ALICE3 upgrade

- All detectors consist of silicon sensors
- Outer tracker is CMOS trajectory tracking detector
 - Large coverage ($-4 < \eta < +4$)
 - Low power consumption : $\sim 20\text{mW}/\text{cm}^2$



Bent ITS3 chip test at Inha Univ, PNU, (SKKU is joining)






➤ Involved people at this moment

- 4 graduate/undergraduate students (Giyeong Kim*, Hangil Jang, Sungwoon Choi, Yongjun Choi), 1 post-doc (Jiyoung Kim, contact person), 3 Professors (In-Kwon Yoo, MinJung Kweon, Sanghoon Lim)



➤ Plan for ITS3 project of Inha Univ.



- Characterization measurement with bent chip using Flexible Printed Circuit (made in MEMSPACK)
- The company suggested a way to do bonding first and then bending the chip later



MEMSPACK company wire bonding




Bending test with ALPIDE

- making the same outlines in our thin PCB like the existing FPC for bent-ALPIDE




https://indico.cern.ch/event/1053881/contributions/4430248/attachments/2272692/3860104/Investigating_noise_mitigation_strategies_for_bent_ALPIDEs.pdf



Bending test with MLR1 chip



Bending test with MLR1 chip



Dummy wafer fabrication



Cross sectional view

- Cooling system test of power of 20 mW/cm²
 - require to Resistance ~ 18 Ω
- Heater line size : 0.5 um x 1.7 mm x 145 mm
- Floor plan for microheater using AutoCAD program
- Gold dummy pads will be used for bonding tests

Summary & outlook



- We are producing the silicon PiN sensor (fabricated in ETRI)
- Test system should be established for fabricated chips.
- Production of FPCB for ALPIDE and MLR1 chip test
- Characterization(threshold, power consumption, stability, etc.) measurement with bent chips
- Dummy wafer production : ALPIDE-size, MLR1-size, heater line
- In the future, the chip temperature is measured inside the chip

Thank you!